Non-volatile magnetic random access memory by Wu, Jiin-Chuan et al.
I11111 11ll11 IIIII IIIII 11111 11111 11111 11111 11111 11111 11l11111111111111 
USOO528941OA 
United States Patent [191 Ill] Patent Number: 5,289,410 
Katti et al. [45] Date of Patent: Feb. 22, 1994 
[!%I NON-VOLATILE MAGNETIC RANDOM 
ACCESS MEMORY 
[75] Inventors: 
[73] Assignee: 
[21] Appl. No.: 
[22] Filed: 
Romney R. Kntti, Pasadena; Henry L. 
Stadler, La Canada; Jiin-chuan Wu, 
San Gabriel, all of Calif.; Yaochung 
Chen, AM Arbor, and Pauab K. 
Bhattacbarya, Ann Arbor, both of 
Michigan 
California Institute of Technology, 
Pasadena, Calif. 
905,666 
Jun. 29,1992 
[51] Int. ( 3 . 5  .............................................. GllC 11/18 
365/87 
365/170 
[52] U.S. CI. .................................... 365/170; 365/173; 
[58] Field of Search ................. 365/171, 87, 2, 9, 173, 
~561 References Cited 
U.S. PATENT DOCUMENTS 
3,696,349 10/1972 Kaske et al. ........................ 365/171 
4,087,582 5/1978 Shitahata et al. ................... 365/171 
5,089,991 2/1992 Matthews ............................... 365/9 
5,099,309 3/1992 Kryzaniwsky ...................... 257/720 
5,103,424 4/1992 Wade .............................. 365A89.02 
Primary Examiner-Eugene R. LaRoche 
Asrirtant Examiner-Vu A. Le 
Aztorney, Agent or Firm-Leonard Tachner 
[571 ' ABmm 
Improvements are made in a non-volatile magnetic 
random access memory. Such a memory is comprised of 
an array of unit cells, each having a Hall-effect sensor 
and a thin-film magnetic element made of material hav- 
ing an in-plane, uniaxial anisotropy and in-plane, bipolar 
remanent magnetization states. The Hall-effect sensor is 
made more sensitive by using a 1 m thick molecular 
beam epitaxy grown I d s  layer on a silicon substrate by 
employing a GaAs/AlGaAs/InAlAs superlattice buff- 
ering layer. One improvement avoids current shunting 
problems of matrix architecture. Another improvement 
reduces the required magnetizing current for the micro- 
magnets. Another improvement relates to the use of 
GaAs technology wherein high electron-mobility GaAs 
MESFETs provide faster switching times. Still another 
improvement relates to a method for configuring the 
invention as a three-dimensional random access mem- 
ory. 
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NON-VOLATILE MAGNETIC RANDOM ACCESS 
MEMORY 
ORIGIN OF INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the Contractor has elected to retain title. 
TECHNICAL FIELD 
The present invention relates to an improved non- 
volatile random access memory (RAM) and more par- 
ticularly, to improvements in a RAM utiliiing an array 
of unit cells, each cell realized with a rectangular thin- 
film magnetic material having an in-plane bipolar rema- 
nent magnetization state with a high squareness hystere- 
sis loop, a Hall-effect sensor, and integrated circuitry 
for incorporating the cells into a matrix of conductors 
and switching transistors to provide read and write 
operations. The improvements relate to an increased 
sensitivity Hall sensor, a current-isolating read-out de- 
sign, a magnetizing current reduction write design, 
faster switching using GaAs MESFETs and a method 
for configuring a three-dimensional magnetic random 
access memory. 
BACKGROUNDART 
Ever increasing data processing requirements de- 
mand faster and denser random access memory to keep 
pace with improved CPU speed and throughput. Semi- 
conductor memories such as dynamic RAM and static 
RAM have very fast access times but are also volatile. 
Electrically erasable/programmable read only memo- 
ries (EPROMs) are non-volatile but have very long 
write times and offer a conflict between refresh needs 
and radiation tolerance. A ferroelectric RAM (FRAM) 
offers short read and write access times, but the data 
retention (non-volatility) and the longevity of the ferro- 
electric material (reliability) are in question. The mag- 
neto-resistive random access memory (MRAM) is non- 
volatile and has no problem with longevity but has long 
read access times (on the order of microseconds). None 
of the existing technologies can satisfy all of the needed 
data storage requirements. An objective of this inven- 
tion is to provide an integrated fast access (< 100 nsec), 
non-volatile, radiation hard, high density (> 106 
bit/cmz) random access memory for high speed com- 
puting sing magnetic material for storage and Hall- 
effect sensors for reading out data stored. 
It is noted that the concept of using magnetic material 
for a non-volatile RAM has been implemented before, 
e.g., in core memory, cross-tie memory and the recent 
magnetic random access memory (MRAM). The Hall 
effect has also been used since it was discovered in 1879 
to detect small magnetic fields. What has not been con- 
ceived heretofore are memories which combine mag- 
netic storage with Hall-effect sensing to form what is 
referred to herein as magnetic-Hall random access 
memory MHRAM. Recent improvements in InSb, 
GaAs and In As deposition processing and technology, 
and recent studies on very small and thin permalloy, 
COR, Copt0 and y-Fez03 particles, currently make 
possible the implementation of the novel MHRAM 
concept for high density, fast access, non-volatile, radia- 
tion hard, random access memory. 
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STATEMENT OF THE INVENTION 
In accordance with the present invention, improve- 
ments are made in a non-volatile magnetic random ac- 
cess memory. Such a memory is comprised of an array 
of unit cells, each having a Hall-effect sensor and a 
thin-film magnetic layer made of material having an 
in-plane, uniaxial anisotropy and in-plane, bipolar rema- 
nent magnetization states. The magnetic layer is posi- 
tioned with one end near the center of the Hall-effect 
Sensor and is magnetized by a local applied field whose 
direction is used to form either a “0” or “1” state that is 
retained until an opposite field is applied to change its 
state. For example, 60 nm thick 4 pm by 1 pm rectangu- 
lar layer of Permalloy NiFe has a 50 Oe switching field 
and a remanence of 10,OOO Gauss. The information 
stored in the thin-film magnetic material is detected by 
passing a sensing current through the Hall-effect sensor 
which then produces different electric potentials oppo- 
site each other on the edges of the sensor parallel to the 
direction of sensing current flow. The semiconductor 
material used for the Hall-effect sensor is typically InSb 
because of its large electron mobility (40,OOO cm*/V-s) 
and Hall coefficient ( 8 ~  lO-4m3/c) and thus short read 
access times. 
The improvements include the following: 
(a) The Hall-effect sensor is made more sensitive by 
using a 1 pm thick molecular beam epitaxially grown 
InAs layer on a silicon substrate by employing a GaAs- 
/AlGaAs/InAlAs superlattice buffering layer. This 
improvement which replaces the aforementioned InSb 
Hall-effect sensor material, assures a room temperature 
electron mobility greater than 10,OOO cmZ/sec-V; 
(b) Two embodiments of improved memory cell 
read-out designs avoid current shunting problems of 
matrix architecture. Each such embodiment employs 
transistors to isolate the current leads of each Hall- 
effect sensor from all of the other Hall-effect sensors in 
the matrix; 
(c) Two embodiments of improved memory cell 
write designs reduce the required magnetizing current 
for the micromagnets. One such embodiment employs a 
“picture frame” conductor and the other employs two 
metalization layers forming a 2.5 turn coil; 
(d) Another disclosed improvement relates to the use 
of GaAs technology wherein high electron-mobility 
GaAs MESFETs provide faster switching times; 
(e) Still another improvement relates to a method for 
configuring the invention as a three-dimensional ran- 
dom access memory. 
All of the above-noted improvements are imple- 
mented using a magnetic material in a manner that is 
unique as compared to the prior art. 
OBJECTS OF THE INVENTION 
It is therefore a principal object of the present inven- 
tion to provide an improved magentic Hall-effect ran- 
dom access memory which utilizes an improved Hall- 
effect sensor having greater sensitivity. 
It is an additional object of the invention to provide 
an improved magnetic Hall-effect random access mem- 
ory which utilizes transistors to isolate the current leads 
of each Hall-effect sensor from all of the other Hall- 
effect Sensors in a matrix of cells. 
It is still an additional object of the invention to pro- 
vide an improved magentic Hall-effect random access 
memory which utilizes a conductor configuration for 
reducing the magnetizing current for the micromagnets. 
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It is still an additional object of the invention to pro- FIG. 15 is a sample VLSI layout of a GaAs MHRAM 
vide an improved magnetic Hall-effect random access cell; and 
memory in which faster switching is achieved by em- FIG. 16 is a schematic representation of a three-di- 
ploying GaAs technology. mensional non-volatile RAM in accordance with the 
It is still an additional object of the invention to pro- 5 present invention. 
DETAILED DESCRIPTION OF THE vide an improved non-volatile random access memory 
INVENTION having increased volumetric storage density by provid- ing a three-dimensional packaging configuration. 
The structure of a magnet-Hall (M-H) element shown 
BRIEF DESCRIPTION OF THE DRAWINGS 10 in FIG. lo for a unit memory cell uses an in-plane, 
The aforementioned objects and advantages of the thin-film magnetic,element 1 and a Hall-effect sensor 2. 
present invention, as well as additional objects and ad- Since the Hall-effect sensor only detects the vertical 
vantages thereof will be more fully understood herein- component of the magnetic field B, the center of the 
after when taken in conjunction with the accompanying sensor is positioned at the edge of one narrow end of the 
drawings in which: 15 magnetic element 1, as shown in FIGS. lb  and IC where 
FIG. l o  illustrates the structure of a magnet-Hall the fringing field through the sensor is a maximum. 
(M-H) element employed in a unit memory cell of a Increasing the in-plane aspect ratio of the thin film 
2 x 2  MHRAM memory shown in FIG. 2; magnetic element of each unit cell with a narrow end 
FIG. lb illustrates a side view of FIG. l o  taken along near the center of the Hall-effect sensor increases the 
a line b-b in FIG. lo  when the magnetic layer is mag- 20 squareness of the hysteresis loop, which in turn in- 
netized in one state shown in FIG. lo; creases the fringing field of magnetic flux passing 
FIG. IC illustrates the structure of FIG. 16 when the through the Hall-effect sensor from the proximal nar- 
magnetic layer thereof is magnetized in an opposite row end of the thin-ftlm magnetic element. Because the 
state from that shown in FIG. 16; sensor is not located on the same plane as the magnetic 
FIG. 2 is a circuit diagram of a 2 x 2  MHRAM mem- 25 layer as shown in FIG. 16, the fringing field from the 
ory having two rows and two columns of magnetic-Hall magnetic element has a non-zero vertical component 
elements M-H 11 through M-H 22; passing through the Hall-effect sensor. When the state 
FIG. 30 illustrates an integrated circuit layout of the of magnetization of the magnetic element is reversed by 
M-H elements for the 2 X 2 MHRAM memory shown in a current 1~ through a conductor 3 in an opposite direc- 
FIG. 2 30 tion, the sense of the magnetic field B also reverses, as 
FIG. 36 is a cross-section taken along a line b-b in shown in FIG. IC. Thus, data (“0” or “1”) are stored in 
FIG. 30; the magnetic element permanently using the sense of 
FIG. 3c is a cross-section taken along line c-c in the magnetization state. Data are written into the mag- 
FIG. 3o; netic element by sending a current Iw through conduc- 
FIG. 4, comprising FIGS. 4u, 46 and 4c, illustrates 35 tor 3 in an appropriate direction. Data are read by send- 
three alternative embodiments of the invention wherein ing a current 1s through the Hall sensor. The polarity of 
I d s  is substituted for InSb using at least one buffer the Hall voltage VR indicates whether the stored datum 
layer; is a “1” or a “0”. For an n-type material in the Hall 
FIG. 5 is a circuit diagram similar to that of FIG. 2, effect sensor, a Hall voltage VR is developed across 
but used to explain a potential problem with read-out 40 conductors OC1 and OC2 with conductor OC1 being 
voltage; negative with respect to terminal OC2 when the sensing 
FIG. 6 is a circuit design illustrating one alternative current 1~ is flowing through it to the right, and the 
remedy for the problem described in conjunction with magnetic field B is pointing out of the paper as shown in 
FIG. 5; FIG. lo. The polarity of the Hall voltage reverses when 
FIG. 7 is a circuit design illustrating another alterna- 45 the direction of the magnetic field B is reversed, as 
tive remedy for the problem described in conjunction shown in FIG. lb. 
with FIG. 5; As will be noted more fully hereinafter, one embodi- 
FIG. 8 is a simplified illustration of a micromagnet ment of the invention uses CMOS integrated circuit 
used in the invention and including a wide conventional technology with all components of an M-H element 
conductor for magnetizing the micromagnet; 50 deposited on a chip. Consequently, it is to be under- 
FIG. 9 is a simplified illustration of the micromagnet stood that a layer of electrical insulating material is 
of FIG. 8, but shown with a “picture frame” conductor provided between the magnetic element 1 and the Hall- 
for reducing the magnetizing current; effect sensor 2 on one side and the conductor 3 on the 
FIG. 10 is a simplified illustration of the micromagnet other side. That is accomplished by depositing an oxide 
of FIG. 8, but shown with two metalization layers for 55 layer (not shown) over the Hall-effect sensor 2 before 
further reducing the magnetizing current; depositing the magnetic layer 1 and again before depos- 
FIG. 11 is a schematic areal layout of a 2 bitx2 bit iting the conductor 3 of each M-H element, or prefera- 
MHRAM example of the invention using GaAs tech- bly diffusing the conductor 3 in a substrate and then 
nology; after growing an oxide layer, depositing the thin layer 
FIG. 12 is a schematic cross-sectional layout of a 60 of magnetic material followed by another oxide layer 
GaAs MHRAM cell that uses GaAs MESFET transis- and then the Hall-effect sensor, thus inverting the ar- 
tors; rangement of FIG. la 
FIG. 13 is a top view of the GaAs MHRAM cell of One organization for a 2 x 2  bit MHRAM is shown 
FIG. 12; schematically in FIG. 2 using CMOS technology. The 
FIG. 14 is a schematic cross-sectional layout of a 65 M-H elements are implemented with a thin-film mag- 
GaAs MHRAM cell similar to that of FIG. 12, but netic element and a Hall sensor as shown in FIG. lo. 
wherein the magnetizing conductor is placed in a layer Consider the unit cell M-H 21 at the intersection of the 
separate from the Hall conductors; second row and the first column. During reading, tran- 
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sistors Q7 and Q!J are turned on by an address signal 
RS2 which sends a sensing current through the second 
row conductor RC2 to produce a Hall voltage VR at 
every Hall-effect sensor in the second row. Each Hall 
voltage produced by a sensor in the first column is 5 
amplified by an amplifier Al. Note that the output volt- 
age terminals of the Hall-effect sensors in each column 
are connected in series, but only one Hall-effect sensor 
(M-H 21) has a sensing current through it. Conse- 
quently, only that one Halleffect sensor produces an lo 
output Hall voltage VR between .output conductors 
OCl and OC2 which can be calculated in volts by the 
equation: 
15 
10-5 R~ 
VR = IRB. 
where 
R ~ = H a l l  coefficient, cm~/coulomb, 20 
t=thickness of Hall sensor, cm 
I ~ = ~ e n s e  current, Amp, 
B=magnetic flux density, kilogauss. 
The unit cell M-H 22 in the second column also con- 
ducts the sensing current IR in the second row conduc- 25 
tor RC2 and therefore produces a Hall voltage. How- 
ever, only transistor Q1 for the first column is turned on 
by a column select address signal CSleWrite, so that 
only the Hall voltage output from the unit cell M-H 21 
The output sensitivity of the Hall-effect sensor using 
InSb semiconductor material is 0.5 mV/mA/Oe. A 10 
mV output signal can be obtained at 0.4 mA and 50 Oe 
field. Unit cells implemented in this manner are incorpo- 
rated by an integrated circuit into a matrix of read/- 35 
write cell-selecting transistors to form a non-volatile 
random access memory. Note that the command signal 
Write could be substituted by a totally separate Read 
command signal. 
A write operation will now be described. Assume 
that the same unit cell M-H 21 at the intersection of the 
second row and the first column is selected for writing. 
If the bit value to be written is a “l”, that is to say 
“data” is true, then transistors 43, Q8 and Q l l  are 45 
turned on, and if the bit value to be written is a “0”, then 
transistors Q2, Q8 and QlO are turned on. Which pair of 
transistors is turned on (Q2, QlO or 43, Qll)  depends 
upon whether the data bit is 0 or 1. The bit value then 
determines the sense of the write current IMthrough the 5o 
conductor 3 over the thin-film magnetic element and 
therefore the sense of the in-plane magnetization. Tran- 
sistor Q8 is thus turned on in either case by the row 
select signal RS2. Transistors 4 7  and Q9 are also turned 
on by the row select signal RS2 in the same way as for 55 
a Read operation, but there is no Vat signal because the 
transistor Q1 is not turned on because although the 
column select signal CSl is true, the Write command 
signal is not true during a Write operation. 
(MHRAM) thus stores information magnetically in 
smdl thin-film elements of magnetic material allowing 
unlimited data retention time, unlimited number of re- 
write cycles, and inherent radiation hardness, i.e., im- 
munity to singleevent upset (SEU) due to impact by 65 
ionized particles, making the MHRAM suitable for 
ground based as well as space flight applications. It is 
highly immune to the areal property fluctuation in the 
-
is connected to the final output, VOut. 30 
-
40 
-
A magnebHal1 effect random access memory 60 
6 
thin-film magnetic element, so that high yield can be 
achieved in large scale IC fabrication. 
High storage density is achieved since the unit cell 
size is less than 100h2, where h is the minimum litho- 
graphic feature size, so that a density greater than 106 
bit/cm2 is achieved using 1 pm lithography. A unit cell 
consists only of one transistor and one magnet-Hall 
effect element, such as transistor Q8 and M-H 21 for the 
first column, second row of the 2 X 2 array of unit cells 
in FIG. 2. By comparison, a DRAM unit cell has one 
transistor and one capacitor, and an SRAM unit cell has 
six transistors. 
An example of the layout of a 2 x 2  bit MHRAM 
memory array of unit cells is shown in FIG. 3a without 
the addressing transistors and conductors, Le., with 
only one transistor per unit cell used for selecting the 
polarity of the current IMshown in FIG. l a  to store a bit 
“0” or “1”. That one transistor of a unit cell is formed at 
the intersection of a rectangular diffusion region 30 
outlined by a heavy line for one unit cell, and a polysili- 
con region 31 similarly outlined by a heavy line. The 
diffusion region 30 fulfills the function of the conductor 
3 in the M-H element of FIGS. la, 16 and IC for one unit 
cell and is therefore preferably made as wide as the 
thin-film magnetic element 1 is long so that the current 
flowing through the transistor (with a polarity selected 
by transistors not shown in this array of unit cells) pro- 
vides a uniform current across the length of the mag- 
netic element 1, and therefore a uniform magnetic field 
that sets the magnetic element in the desired state. The 
magnetic element is shaded for that one M-H element of 
a single unit cell. In this layout, the size of the unit 
memory cell is 9 x 10h, or 90U, where h is the minimum 
line width. 
It should be noted that to make the MHRAM mem- 
ory, only two more masking steps are required besides 
the standard IC processing steps for the CMOS cir- 
cuitry (assuming a single-poly double-metal CMOS 
process of fabrication), one for deposition of the semi- 
conductor material in the desired pattern of Hall-effect 
sensors and conductors and one for deposition of the 
desired pattern of in-plane magnetic elements. It is 
therefore possible to fabricate an array of unit cells in an 
IC chip together with the necessary addressing cir- 
cuitry. 
FIGS. 3b and 3c show cross-sections taken along lines 
b-b and c-c, respectively, for the M-H element of a 
single unit cell. Starting with a silicon substrate, the 
region 30 is created by diffusion and then a layer of 
Si02 is grown. Next a polysilicon strip 31 is grown 
(FIGS. 3a and 3c) followed by another Si02 layer. Then 
the layer of magnetic material is deposited. After grow- 
ing another Si02 layer, the pattern of semiconductor 
material for the sensor is deposited. Note that the sensor 
pattern includes horizontal and vertical interconnecting 
conductors, and that only the square portion where the 
conductors intersect will function as the Hall sensor. 
That portion is shaded in FIGS. 36 and 3c. After grow- 
ing another layer of Si02 a horizontal metal conductor 
32 is deposited, and after growing yet another layer of 
Si02 a vertical metal conductor 33 is deposited. A final 
layer of Si02 is then grown over the entire IC chip. But 
first the Si0 layers are opened in a rectangular region 34 
to connect to one end of the diffusion region 30. Thus, 
rectangular region 35 is opened to connect the vertical 
conductor 33 to the other end of the diffusion regions 
30. As noted hereinbefore, this integrated circuit layout 
has not been optimized, and the sequence of steps to be 
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employed have not been finalized. The layout of FIG. column the single sense amplifier for the plane. This is 
3u is presented as a suggested approach to an optimized possible because only one column may be selected to 
and finalized layout with emphasis given to consider- read out at any one time from each memory plane. 
ation of how to fabricate the M-H elements of the unit The write operation for a full memory is straightfor- 
cells rather than the CMOS circuit shown in the sche- 5 ward. The value of the datum determines the sense of 
matic diagram of FIG. 2. the current IM through the conductor 3 over the mag- 
The MHRAM implemented with CMOS integrated netic element 1 as shown in FIG. la  and therefore the 
circuit technology is expected to have short access sense of the in-plane magnetization. Note that there is 
times (< 100 nsec). Write access time is expected to be no half-select problem which exists in core memory, 
short because on-chip transistors are used to gate cur- 10 Le., the switching current Iwis applied only to the mag- 
rent quickly, and magnetization reversal can occur in a netic element of the selected unit cell of each plane, the 
few nanoseconds. The switching field for the magnetic rest of the magnetic elements in the entire memory are 
storage elements using Permalloy NiFe (78.5% nickel, not subjected to any switching current. Consequently, 
21.5% iron) is about 50 Oe, so that sufficient stability is the switching current can be set higher than the maxi- 
obtained while minimizing switching currents to reduce 15 mum required switching threshold of the magnetic ele- 
the power dissipation. Read access time is expected to ment and the writing process is immune to fluctuations 
be short because the Hall-effect sensor (InSb) produces in the threshold value. With this memory organization, 
a large signal voltage in response to the fringing mag- large operating margins and hence high chip yields can 
netic field from the thin-film magnetic element. be achieved. 
Although the Permalloy NiFe is Dreferred, other 20 A full memory organized in accordance with this 
magnetic materials may be-employed, 'such as y-FezO3 
or Fe304, Copt and CoPtO or other cobalt alloys each 
of which may be deposited like Permalloy, e.g., by 
sputtering. Another possibility is cobalt polycrystal 
which may be vapor deposited. And although silicon is 
used as the substrate in order to more economically 
produce the CMOS integrated circuit, a GaAs substrate 
may be used, in which case the Hall-effect sensors and 
interconnecting conductors may be formed in the sub- 
strate by starting with a p-type substrate and diffusing 
an N-type pattern for the sensors and interconnecting 
conductors as suggested hereinbefore. Other substrate 
materials include InSb and InAs which may be prefera- 
ble to GaAs. In all of these compound substrate materi- 
als, where the Hall-effect sensors and interconnecting 
conductors are formed by diffusion of impurities, the 
p-n junction needs to be reverse biased in order to iso- 
late the sensors and interconnecting conductors. Still 
other variations may occur to those skilled in the art 
with attention to the electron mobility and Hall coeffici- 
ent in order to achieve acceptable read access times for 
the particular application of the MHRAM fabricated. 
The organization of a memory plane using in-plane 
M-H elements has been shown in FIG. 30 for illustra- 
tive purposes; it has not been optimized for density, 
power or speed considerations. In implementing a full 
memory having N-bits per word, N memory planes 
would be stacked and driven together for row and col- 
umn select (i.e., for selection of an N-bit memory loca- 
tion) while each plane is controlled individually for 
storing individual bits in the separate memories just as in 
a conventional RAM scheme. Each M-H element in 
every plane is implemented as shown in FIGS. la, 16 
and IC, and every plane is organized as shown in FIG. 
2. The same cell is selected in the same way for every 
plane, only the data bit stored in the selected unit cell of 
each plane may differ from the other planes. FIG. 16 is 
a schematic drawing of such a three-dimensional pack- 
age. A plurality of memory chips are bound together 
using a packaging adhesive such as an epoxy. Heat 
sinking material, such as aluminum or copper can be 
added if needed. Contacts can be provided from the 
chip edges to the exterior of the package. 
The number of sense amplifiers in each plane can be 
reduced from one for each column to just one for the 
entire plane if each selection transistor corresponding to 
the transistor Q1 in FIG. 2 is placed at an input terminal 
of the one sense amplifier, thus time-sharing with each 
invention can replaceROMs, EPROMs, and SRAMs 
because it offers better performance in every aspect 
with higher density, higher speed, lower cost, lower 
power dissipation and true non-volatility. 
Reference will now be made to FIGS. 4a, 4b and 4c. 
A new Hall effect sensor, having high sensitivity, for 
the micromagnet Hall effect random access memory 
(MHRAM) will be described. The new Hall sensor 
utilizes a molecular beam epitaxy (MBE) grown InAs 
30 thin film on the silicon substrate. To achieve high elec- 
tron mobility and thus high Hall effect sensitivity, a 
gallium arsenide/aluminum gallium arsenide/indium 
aluminum arsenide (GaAs/AlGaAs/InAlAs) superlat- 
tice layer is used as the buffer layer between the silicon 
35 substrate and the InAs layer to reduce the crystalline 
imperfections caused by the 12% lattice mismatch be- 
tween silicon and InAs single crystals. A room tempera- 
ture electron mobility of more than 10,000 crnZ/sec-V 
can be obtained in the InAs film prepared by this 
In the MHRAM of the present invention, a high 
sensitivity Hall effect sensor is very crucial to the prac- 
tical operation of the MHRAM. In order to achieve a 
reliable and fast read out signal of f10 mV, the Hall 
45 sensor material must have an electron mobility larger 
than 10,ooO cm*/sec-V, and a film thickness less than 1 
pm. The reasons for the less than 1 pm thickness re- 
quirement are (1) to reduce the step coverage problem 
in the device fabrication; and (2) to limit the current so 
50 that a smaller transistor can be used to gate it. In the 
description above, indium antimonide (InSb) was pro- 
posed as the Hall sensor material. The room tempera- 
ture electron mobility of a single crystal InSb is 78,000 
crnz/sec-V. However, for the thermally evaporated or 
55 sputtered InSb thin films, the deposited film is a poly- 
crystalline film. The large number of crystalline imper- 
fections causes the electron mobility to degrade to 
about 300 cm2hec-V. Various thermal annealing tech- 
niques can be used to increase the grain size of the poly- 
60 crystalline film and increase the mobility. However, 
such high mobilities are only obtained in films thicker 
than 2 pm. 
Another approach is to use MBE to grow InSb on the 
silicon. Howeverb the lattice constant of the siliccn 
65 crystal is 5.4308 A, and that of the InSb is 6.4788 A. 
There is a 19% lattice mismatch between the two mate- 
rials so that a good quality InSb layer is difficult to 
fabricate. 
25 
40 method. 
5.289,410 
9 
In order to overcome this drawback of InSb, indium 
arsenide (InAs) thin film grown by MBE is proposed as 
the Hall sensor material. The room temperature elec- 
tron mobility of single crystal InAs is 33,-000 cmz/sec- 
V. The lattice constant of InAs is 6.0585 A, which rep- 
resents a 11.6% lattice mismatch to the silicon. Al- 
though this mismatch is considerably smaller than that 
of the InSb, a high quality single crystal InAs film still 
can not be fabricated directly on the silicon substrate. 
To achieve a high quality film, electrically insulating 
materials with intermediate lattice constants must be 
used as buffer layers. The insulating property of the 
buffer layer is important to avoid shorting out the Hall 
voltage. 
Three structures are shown inoFIG. 4. In the struc- 
ture shown in FIG. k, a 2000 A thick aluminum ar- 
senide/gallium arsenide (AIAs/GaAs) superlattice is 
used as a buffer layer between the 1 pm thick InAs film 
and the silicon substrate. In FIG. 46, the buffer layer is 
still the same AlAs/GaAs, but the InAs film thickness is 
increas5d to 2 pm. The GaAs has a lattice constant of 
5.6534 A, which is a 4.170 mismatch to the silicon, and 
the lattice constant of the AIAs is between that of the 
GaAs and InAs. The more gradual change of lattice 
constant introduced by the buffer layers increases the 
quality of the InAs film. The mobilities of the InAs films 
in FIGS. 4a and 4b are 5,400 and 9,000 cmz/sec-V, 
respectively. 
In FIG. 4c a GaAs/AlGaAs superlattice layer and an 
InAlAs layer are used as buffer layers to the 1 pm thick 
InAs. The total thickness of the buffer layers is 0.5 pm. 
Using AlGaAs and InAlAs, and increasing the buffer 
layer thickness from 0.2 pm to 0.5 pm makes the transi- 
tion of the lattice mismatch smoother. Thus, an even 
higher quality InAs single crystal film can be obtained. 
Reference will now be made to FIGS. 5 through 7. 
Two micromagnet Hall effect random access memory 
(MHRAM) cell designs are disclosed to avoid a current 
shunting problem when these memory cells are orga- 
nized into a matrix to form a large memory. The first 
design uses two transistors in each memory cell to iso- 
late the current leads of the Hall sensor from that of the 
rest of Hall sensors in the memory matrix. Therefore, 
the current in the selected Hall sensor will not be 
shunted by the Hall sensors in the other memory cell. 
The second design uses at most 1.5 transistors per cell to 
achieve the isolation. 
The memory organization for the read-out in the 
proposed MHRAM is reproduced in FIG. 5 in which 
the memory cells are organized as a mafrix with two 
rows and two columns. In order to share the sense 
amplifier, all the voltage leads of the Hall sensors in the 
same column are connected in series, e.g., the voltage 
leads of the Hall sensors in the first column M-H11 and 
M-H21 are connected in series, and are fed into the 
sense amplifier Al, so that only one sense amplifier is 
needed for each column. The current leads of the Hall 
sensors on the same row are also connected in series. 
Each row is controlled by two transistors, one on each 
end of the row. To read the cell M-H21, the signals RS2 
(row select 2) and CSl (column select 1) become high, 
and the Write becomes low, so that transistors 43 ,  Q4 
and QS are turned on. With 43 and Q4 turned on, a 
current flows through the Hall sensor in M-H22 and 
M-H21, so that both sense amplifiers A1 and A2 pro- 
duce a signal. However, since 46 is not turned on, only 
the signal from A1 is passed by Q5 to the output, Vour. 
The problem with this design is that the Hall sensors are 
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resistive loads. When 43 and 4 4  are turned on to let the 
current flow through M-H22 and M-H21, the current 
can also flow from the upper voltage lead of the M-H22 
to M-H12 and M-H11, and back to M-H21. This current 
shunting will introduce a voltage drop across the volt- 
age leads of the cell M-H11 and M-H12. This voltage 
will be added to the Hall voltage developed across cell 
M-H21 and M-H22 and be presented to the inputs of the 
sense amplifiers A1 and A2, resulting in an error in 
read-out voltage. 
A circuit design with two transistors in each cell to 
prevent the current shunting is shown in FIG. 6. An- 
other circuit design with at most 1.5 transistors in each 
cell to prevent the current shunting is shown in FIG. 7. 
In FIG. 6 each Hall sensor is isolated by two transis- 
tors, one on each side of the current leads, e.g., M-H21 
is isolated by transistors 4 7  and QS. To read the infor- 
mation from the cell M-H21, CS1 and RS2 become 
high, and Write becomes low. Current flows from VDD 
through Ql,  Q8, M-H21, and 4 7  to ground. Transistor 
Q4 prevents the current from flowing through M-H11 
to M-H21. Transistor 4 3  prevents the current from 
flowing through M-HI1 to ground. Thus, there is no 
current shunting problem. When RS2 becomes high, 
transistors Q9 and QlO are also turned on. Since 4 2  is 
turned off, there is no current flowing through M-H22. 
In FIG. 7 the current leads of the Hall sensors in the 
same row are connected in series. When RS2 becomes 
high, transistors 44, Q5 and Q6 are turned on, sending 
current through M-H21 and M-H22. Transistors Q1 and 
Q2 prevent the cell M-H11 from shunting the cell M- 
H21, and transistors Q2 and 43 prevent the cell M-H12 
from shunting the cell M-H22. With CS1 being high and 
Write being low, the output from the sense amplifier A1 
is passed to the output Vout. The advantage of this de- 
sign is that on average each cell only requires 1.5 tran- 
sistors. The disadvantage is that only half of the supply 
voltage is used to generate the Hall voltage. The adap- 
tation of this design to a larger memory array is straight- 
forward. In general, the number of transistors needed 
per cell is (N + l)/N, where N is the number of cells in 
a row. In fact, the design shown in FIG. 6 is a special 
case of this design with N =  1. 
Reference will now be made to FIGS. 8 through 10. 
Two new magnetizing conductor designs for the micro- 
magnet Hall effect random access memory (MHRAM) 
are described. By using a picture-frame-like conductor, 
the first design can reduce the required magnetizing 
current by a factor of 2, thus reducing the size of the 
switching transistor and power dissipation by a factor of 
2. By using two metalization layers to make up the 
magnetizing conductor, the second design can reduce 
, 
the required current by a factor of 25. 
’ 
In the MHRAM, the information is stored in a piece 
of micromagnet with an in-plane aspect ratio of greater 
than 4 to 1. In this discussion, a 2 pm by 10 pm piece of 
micromagnet is used as an example. In order to magne- 
tize the micromagn.et into the desired magnetization 
state, a 10 pm wide conductor deposited on top of the 
micromagnet is proposed, as shown in FIG. 8. If the 
current is flowing upward, it creates an in-plane field 
pointing to the left in the micromagnet, and vice versa. 
The magnitude of the in-plane field at the micromagnet 
is proportional to the linear current density in the con- 
ductor. Because the spacing between the conductor and 
the micromagnet is typically much smaller than the 
conductor width, it can be assumed that a 1 mA/pm 
linear current density will generate a 6 Oe in-plane field 
11 
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in the micromagnet. Assuming a 60 Oe field is required 
to magnetize the micromagnet, then the total current 
required is 100 mA. If a 1 pm by 5 pm micromagnet is 
used, then the required current is 50 mA. Currents of 
this amplitude are very difficult to handle by a modest 
size transistor. 
By taking advantage of the high permeability of the 
micromagnet, a picture frame-like conductor can be 
used to reduce the required current. An even bigger 
reduction in current can be obtained if two metalization 
layers are available to make an integrated coil wrapping 
around the micromagnet. 
A picture frame-like conductor is shown in FIG. 9. 
Because of the high permeability of the micromagnet, 
the magnetic field in the gap of the picture frame is 
almost the same as the field underneath the conductor. 
Therefore, a 1 mA/pm current still produce about 6 Oe 
in-plane field in the micromagnet. Since the total con- 
ductor width is reduced by half, the current required is 
reduced to 50 mA and 25 mA, respectively for the 10 
pm and 5 pm wide micromagnet. 
If two metalization layers are available, a 2.5 turn coil 
can be fabricated around the micromagnet, as shown in 
FIG. 10 where the top and bottom conductors are 
shown as the horizontally and vertically shaded re- 
gions, respectively. The cross-hatched regions are the 
vias for the metal contacts. Because the effective turn 
number increases from 0.5 to 2.5, the linear current 
density needed to generate a 60 Oe field decreases from 
10 mA/pm to 2 mA/pm. Since the conductor width is 
2 pm, the total current required is 4 mA. Thus, ideally, 
a factor of 25 reduction in current can be achieved. 
Reference will now be made to FIGS. 11 through 15. 
A random access memory is described which offers 
non-volatile storage, fast read and write times, and radi- 
ation and SEU hardness. A switchable, magnetic mate- 
rial is used to provide non-volatile information storage. 
A semiconducting material with high mobility is used to 
provide magnetic field sensing for readback, and also 
for providing active circuitry that controls writing and 
readback at each selected memory cell. 
This memory cell potentially offers performance 
advantages over conventional semiconductor static and 
dynamic random access memories. By using high- 
mobility and radiation-tolerant gallium arsenide for 
both the magnetic field sensor and transistor material, 
read and write times may approach and become smaller 
than the 0.1 nanosecond (100 picosecond) bamer with- 
out sacrificing radiation hardness. The resulting mem- 
ory cell is relatively simple because the sensor and 
memory transistors are patterned from the same mate- 
rial. This simplicity is expected to produce a simple 
device fabrication process as compared to alternative 
memory technologies, and should achieve high yield 
and low cost. Such a memory could support high per- 
formance computing in commercial, industrial, and 
hostile environments. 
Most computing applications require random access 
memories to support computation. Computing applica- 
tions arise in which very fast read and write times are 
needed when memory latency becomes a critical limit 
to processing throughput capability. 
Non-volatility is often required in addition to high 
capacity and rapid access. Non-volatility for example, 
increases fault tolerance in industrial and hostile envi- 
ronments. Non-volatility leads to very low power con- 
sumption in high performance computing environ- 
ments, including distributed and parallel environments, 
in which a considerable amount of memory is kept 
on-line. Portable computing and environments involv- 
ing transport, including spaceflight are additional appli- 
cations in which power availability is a constraint. 
Single-event and total dose radiation requirements 
also occur in harsh environments including certain in- 
dustrial and extraterrestrial environments. Further, the 
construction of a simple device is desired to maximize 
yield during fabrication, in order to maximize perfor- 
10 mance margins during operation and to minimize cost. 
The RAM memory cells discussed above are de- 
signed to be compatible with common and established 
Complementary Metal Oxide Semiconductor (CMOS) 
technologies and constitute improvements with respect 
15 to their prior art. In this proposed device, three advan- 
tages are reported, as discussed below, that are in part a 
consequence of replacing CMOS technology with 
GaAs technology. 
First, the read and write access times of the CMOS 
20 embodiment is limited in part by the switching times of 
the silicon transistors that are used in those devices. The 
device proposed here uses high electron-mobility gal- 
lium arsenide MESFETs (MEtal-Semiconductor Field- 
Effect Transistors). MESFETs have electron mobilities 
25 that are seven times greater than silicon transistors. This 
higher mobility allows MESFETs to switch faster than 
silicon transistors. MESFETs have been reported that 
switch as quickly as 60 picoseconds. Therefore, care- 
fully designed and fabricated integrated chips using 
30 MESFETs are expected to yield very fast devices that 
operate in times less than 1 nanosecond. 
Second, although the storage material described 
above is radiation hard, the radiation hardness is limited 
by the susceptibility of the silicon devices to total dose 
35 and single-event ionizing radiation. Thus, the potential 
exists for undesired bit flips to occur during reading and 
writing and when transistors are transiently energized 
or are induced to latch-up semipermanently. The pro- 
posed device uses similar magnetic material for realiz- 
40 ing the storage function with its inherent radiation hard- 
ness, but uses gallium arsenide transistors that are more 
radiation hard and can have total does radiation hard- 
ness levels in excess of 10 Mrad. 
Third, in the CMOS embodiment, separate materials 
45 are used respectively for the switching transistors, the 
magnetic field sensor, and the magnetic storage ele- 
ment. This increases the demands on materials and pro- 
cessing and potentially limits yield and increases cost. 
The device proposed here uses only two materials 
50 which significantly reduces the potential processing 
complexity and should lead to high process yields. 
The solution to these problems is to construct mem- 
ory cells with the desired capabilities that can be repli- 
cated into memory arrays. A sample four-bit memory 
55 array is shown in FIG. 11. Sample cross-sectional views 
of the proposed memory cell are shown in FIGS. 12 and 
14. A sample top view of the proposed memory cell is 
shown in FIG. 13 and a corresponding VLSI layout is 
shown in FIG. 15. 
The memory element to be described is shown em- 
bedded within a four-bit memory array in FIG. 11. 
Transistors are shown that serve to gate writing and 
read signals, depending on whether writing or readback 
modes are selected and depending on which row and 
65 column address and hence' which memory cell is 
uniquely selected. 
During the write process, current from the Write 
Current Source line is gated to the appropriate memory 
5 
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cell. This current magnetizes the storage element within 
the selected cell into the appropriate magnetic state. 
During the read process, the Write Current Source 
line is deactivated. The Hall Read Sensor current 
source is activated to provide sense current to the ap- 
propriate column of memory cells, as shown. At the 
same time the Hall voltage from each row of memory 
cells is sensed. Note that only one element is actively 
sensed in each row because the Hall sense current is 
applied to only one column. This feature effectively 
selects the desired column. The read signal from the 
desired memory cell is then obtained by gating the read 
signal from the desired row onto the output voltage 
line. 
FIG. 11 shows that the memory cell that defines the 
period of the memory array consists of one transistor 
coupled to a storage element that is placed on a Hall 
sensor. This memory cell can be made into a high-den- 
sity standard cell with dimensions on the order of tens 
of A by tens of A, where A is the minimum line width of 
the fabrication process. The additional signal-gating 
transistors, current-gating transistors, and the read sense 
amplifiers that are shown are needed only once along 
the row and column dimensions. 
Shown in FIG. 12 is a cross-section of a MESFET 
and the non-volatile storage cell and read sensor. The 
transistor is formed using a thin (-0.2 pm) epitaxial 
GaAs layer that is grown on a semi-insulating GaAs 
substrate. Source and drain contacts are formed as 
ohmic contacts between the GaAs and the metal leads 
that are used for providing interconnection wiring. The 
gate is formed between the metal lead and the GaAs 
material using a Schottky bamer contact. Such a tran- 
sistor can switch at rates up to tens of gigahertz. 
A cross-sectional view of the storage cell is shown in 
FIG. 12 next to the MESFET. The sensor uses the same 
GaAs layer that is used to create the transistor. The 
GaAs sensor can be doped if necessary, for example to 
be N-type and an optional p-type diffusion can be used 
to isolate the sensor from the transistor. An insulator is 
deposited where needed, and a metal, such as A1 or 
AlCu or Au-Ge/TiW/Av is deposited to make the Hall 
read current contacts, the Hall sensor contacts, and the 
conductors that are used to magnetize the magnetic 
storage elements. The magnetic storage material such as 
NiFe permalloy, CoPtO, Copt, or y- Fe2O3, is deposited 
after an insulating and/or planarization layer is depos- 
ited on top of the conductors. The device is complete 
after a passivation and/or scratch protection layer is 
placed on the magnetic storage layer. 
Although device fabrication is simplified when the 
same GaAs layer is used to fabricate both the MES- 
FETs and the Hall effect sensors, it is noted that the 
GaAs layer can also be used as a substrate upon which 
a separate Hall effect sensor layer can be grown. For 
example, if necessary, higher mobility Hall effect mate- 
rials, such as InSb or InAs, or higher quality GaAs films 
can be grown epitaxially to increase the read signal. 
Shown in FIG. 13 is a schematic areal (Le., top view) 
layout of a MESFET with a non-volatile storage ele- 
ment and read sensor. The transistor region, with the 
source, gate and drain is shown to the right and the 
storage and sensor cell is shown at left within the op- 
tional isolation diffusion. It is noted that the isolation 
diffusion can be made to inscribe the MESFET if de- 
sired. The Hall sensor is shown with the paired Hall 
current contacts which provide the Hall current and 
with the paired Hall sense contacts that measure the 
14 
Hall output voltage. The magnetic storage element is 
shown with its magnetizing conductor. 
To optimize device performance, device operating 
margins, fabrication, convenience, yield and cost, per- 
5 mutations can be made to the order in which materials 
are deposited. As an example, shown in FIG. 14 is a 
cross-sectional view of another version of the storage 
device and MESFET that are shown in FIG. 12. The 
magnetic storage layer has been deposited before the 
10 magnetizing conductor. This change eliminates the 
requirement of an additional insulating layer before 
depositing the Hall current and sensor metals and may 
simplify planarization for the magnetic layer. However, 
two separate metal depositions are required. 
Shown in FIG. 15 is a device layout of the schematic 
areal layout shown in FIG. 13. Extremely conservative 
design rules have been used and considerable optimiza- 
tion to educe device area is expected in practice. The 
cell fits within a square 30A by 30h, where A is the 
20 minimum feature size. If A = l  pm, then the cell con- 
sumes 900 square microns, which readily scales to a 64 
kilobit chip. Reducing A and reducing the device size 
through optimization should yield 256 kilobit, 1 Mega- 
bit, and still higher capacity memory chips using con- 
During the writing process, the speed of the device 
will be governed by the switching speeds of the MES- 
FETs and the magnetic storage material and by line 
capacitance. During the read cycle, speed is governed 
30 by the switching speed of the MESFETs, line capaci- 
tance, and the Hall sensing time. During the writing 
process, since MESFETs are to be used, their switching 
speeds should be less than 1000 picoseconds and may 
approach 60 picoseconds. The switching speed of the 
35 magnetic storage element is expected to be between 500 
and 5000 picoseconds. The ability to achieve subnano- 
second writing times will then depend on the quality of 
the device layout and minimization of charging capaci- 
tance. 
The rate of the read process will similarly be affected 
by the switching transistors, which, as mentioned 
above, are expected to switch in times between 60 pico- 
seconds to 1000 picoseconds. The rate at which the Hall 
sensor can generate a Hall voltage should be limited by 
45 carrier transit times, so that line capacitance and ampli- 
fier propagation delays are expected to be the rate-limit- 
ing features. Depending on layout and sense amplifier 
design, read times are expected to be between 500 pico- 
seconds and 5 nanoseconds. Integration of the read 
50 signal is not expected to be neceSSary since the Hall 
effect is expected to produce a substantial read signal. 
The following sample analysis indicates that read 
signals are expected to be high. As an example, data 
indicate that a sample with a mobility of 10,000 
55 cm2/volt/sec produces a read voltage of 3 mV at a 
current of 19 mA, corresponding to a current density of 
2 X 103 A/cm2, for a fringing magnetic field of 50 Oe on 
a large thin-flim InSb sample of length 5 mm, width 1.3 
mm, and thickness 0.7 pm. Consider a GaAs Hall sensor 
60 that can be used in this device with the same thickness, 
but with lengths and widths each reduced by a factor of 
1000, forming an element that is 5 pm long, 1.3 pm 
wide, and 0.7 pm thick. 
More than adequate margin is projected to be avail- 
65 able to achieve successful readback, even though the 
mobility is reduced by 50% from 10,000 cm2/Volt/sec 
to 5000 cm*/Volt/sec. First, in practice, a minimum 
read signal of only 600 pV, and not 3 mV, is what is 
15 
25 ventional die sizes. 
40 
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necessary to differentiate binary data levels at an error a Hall-effect sensor made of a layer of semiconductor 
rate better than 10-sat conventional data storage band- material separated from a substrate by a buffering 
widths. However, if additional signal is required to layer of material; 
increase margin or bandwidth, the 50% reduction in wherein said layer of semiconductor material com- 
electron mobility can be readily compensated by in- 5 prises a material taken from the group consisting of 
creasing the current density and/or increasing the mag- GAS,  InGaAs, InAs and InSb. 
netic fringing field from the storage element. The read 2. An improved non-volatile magnetic random access 
signal can be increased in proportion to the current memory of the type having an array of unit cells, each 
density, which can be increased from 2 X 106 A/cm2 by cell having a Hall-effect sensor comprised of a rectan- 
at least another factor of 10 before approaching the 10 gular shape of semiconductor material and a thin-film 
electromigration limit. Additionally, the read signal can magnetic element ,of selected dimension, the magnetic 
be increased in proportion to the fringing magnetic field element having a length greater than width and being 
from the storage element. The read signal can be in- made of material having an in-plane uniaxial anisotropy 
creased by increasing the magnetic storage element’s and in-plane bipolar remanent magnetization states 
magnetization and adjusting its coercivity. The option 15 along the length, the magnetic element being positioned 
also exists, as described above, to maintain or increase with one end near the center of the Hall-effect sensor, 
by the electron mobility of the Hall sensor layer by means for selectively conducting a sensing current 
growing a separate high-mobility layer using the exist- through the Hall-effect sensor from one side to an oppo- 
ing GaAs layer as a substrate. site side of the rectangular shape in a direction perpen- 
Power consumption in the device is expected to be 20 dicular to the length of the thin-film magnetic element, 
low. During readback, (the worst case), continuously- thereby producing a differential in electrical potentials 
driven, upper-bound power consumption is given ap- on sides of the rectangular shape that are perpendicular 
proximately by the Hall current power, which is esti- to the sides of the semiconductor material through 
mated as 5 V x 19 mA=95 mW. During writing, (the which current is conducted, and means for amplifying 
same worst case), continuous-drive, upper-bound 25 the differential in electrical potentials, whereby a signal 
power specification is estimated to produce a power of is produced the polarity of which corresponds to the 
250 mW, by assuming a 50 mA writing current. Unlike state of the bipolar remanent magnetization of the thin- 
purely semiconductor dynamic and static random ac- film magnetic element along its length, each cell further 
cess memories, because this proposed device is non- having a conductor perpendicular to and overlaying the 
volatile, no standby power is needed to maintain data 30 length of the thin-film magnetic element and means for 
integrity. In actual application, actual and average applying a current through the conductor with a se- 
power consumption will be significantly lower than the lected polarity for storing a binary digit 1 or 0 in the 
worst case values described above because data are thin-film magnetic element, thereby setting the bipolar 
both written and read at a duty cycle significantly less remanent magnetization state of the thin-film magnetic 
than 100%. 35 element to a selected state representative of a binary 
Having thus disclosed various exemplary embodi- digit of 1 or 0; the improvement comprising: 
ments of the above-noted improvements, what is a Hall-effect sensor made of a layer of semiconductor 
claimed is: material separated from a substrate by a buffering 
1. An improved non-volatile magnetic random access layer of material; 
memory of the type having an array of unit cells, each 40 wherein said layer of semiconductor material com- 
cell having a Hall-effect sensor comprised of a rectan- prises InAs grown by molecular beam epitaxy. 
gular shape of semiconductor material and a thin-film 3. An improved non-volatile magnetic random access 
magnetic element of selected dimension, the magnetic memory of the type having an array of unit cells, each 
element having a length greater than width and being cell having a Hall-effect sensor comprised of a rectan- 
made of material having an in-plane uniaxial anisotropy 45 gular shape of semiconductor material and a thin-film 
and in-plane bipolar remanent magnetization states magnetic element of selected dimension, the magnetic 
along the length, the magnetic element being positioned element having a length greater than width and being 
with one end near the center of the Hall-effect sensor, made of material having an in-plane uniaxial anisotropy 
means for selectively conducting a sensing current and in-plane bipolar remanent magnetization states 
through the Hall-effect sensor from one side to an oppo- 50 along the length, the magnetic element being positioned 
site side of the rectangular shape in a direction perpen- with one end near the center of the Hall-effect sensor, 
dicular to the length of the thin-film magnetic element, means for selectively conducting a sensing current 
thereby producing a differential in electrical potentials through the Hall-effect sensor from one side to an oppo- 
on sides of the rectangular shape that are perpendicular site side of the rectangular shape in a direction perpen- 
to the sides of the semiconductor material through 55 dicular to the length of the thin-film magnetic element, 
which current is conducted, and means for amplifying thereby producing a differential in electrical potentials 
the differential in electrical potentials, whereby a signal on sides of the rectangular shape that are perpendicular 
is produced the polarity of which corresponds to the to the sides of the semiconductor material through 
state of the bipolar remanent magnetization of the thin- which current is conducted, and means for amplifying 
film magnetic element along its length, each cell fiuther 60 the differential in electrical potentials, whereby a signal 
having a conductor perpendicular to and overlaying the is produced the polarity of which corresponds to the 
length of the thin-film magnetic element and means for state of the bipolar remanent magnetization of the thin- 
applying a current through the conductor with a se- film magnetic element along its length, each cell further 
lected polarity for storing a binary digit 1 or 0 in the having a conductor perpendicular to and overlaying the 
thin-film magnetic element, thereby setting the bipolar 65 length of the thin-film magnetic element and means for 
remanent magnetization state of the thin-film magnetic applying a current through the conductor with a se- 
element to a selected state representative of a binary lected polarity for storing a binary digit 1 or 0 in the 
digit of 1 or 0; the improvement comprising: thin-film magnetic element, thereby setting the bipolar 
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remanent magnetization state of the thin-film magnetic the differential in electrical potentials, whereby a signal 
element to a selected state representative of a binary is produced the polarity of which corresponds to the 
digit of 1 or 0; state of the bipolar remanent magnetization of the thin- 
wherein said array is a rectangular array having a film magnetic element along its length, each cell further 
plurality of columns of said unit cells and a plural- 5 having a conductor perpendicular to and overlaying the 
ity of rows of said unit cells, and wherein said length of the thin-film magnetic element and means for 
differential in electrical potentials on the sides of applying a current through the conductor with a se- 
said rectangular shape of semiconductor material lected polarity for storing a binary digit 1 or 0 in the 
of each Hall-effect sensor in a column is connected thin-film magnetic element, thereby setting the bipolar 
in series with all other differentials of electrical 10 remanent magnetization state of the thin-film magnetic 
potentials of Hall-effect sensors of the same col- element to a sele'cted state representative of a binary 
umn, and said series connection of differentials in digit of 1 or 0; the improvement comprising: 
electrical potentials for a single column is con- means associated with said magnetic element overly- 
nected to said amplifying means while said means ing conducting for reducing the current through 
for selectively conducting a sensing current is con- 15 said conductor required for storing a binary digit in 
ducting sensing current in only one unit cell of said said magnetic element; 
cohnn connected in series; wherein said current-reducing means comprises a 
said array including a single data bit output terminal picture-frame-like conductor. 
for all columns of said array, and wherein said 6. An improved non-volatile magnetic random access 
means for selectively conducting a sensing current 20 memory of the type having an array of unit cells, each 
through said semiconductor material from one side cell having a Hall-effect sensor comprised of a rectan- 
to an opposite side of every unit cell in a row of gular shape of semiconductor material and a thin-film 
said rectangular array is comprised of a conductive magnetic element of selected dimension, the magnetic 
path through each unit cell of a row, means for on element having a length greater than width and being 
and off switching control of current through said 25 made of material having an in-plane uniaxial anisotropy 
each conductive path to select a row of said array and in-plane bipolar remanent magnetization states 
for read out, and means for selectively enabling along the length, the magnetic element being positioned 
differentials in electrical potentials in series of a with one end near the center of the Hall-effect sensor, 
single column to be amplified and presented at said means for selectively conducting a sensing current 
single data bit output terminal; and 30 through the Hall-effect sensor from one side to an oppo- 
wherein said means for selecting the polarity of cur- site side of the rectangular shape in a direction perpen- 
rent through said conductor perpendicular to said dicular to the length of the thin-film magnetic element, 
length of said thin-film magnetic element of each thereby producing a differential in electrical potentials 
unit cell of said array comprises a source of cur- on sides of the rectangular shape that are perpendicular 
rent, switching means for each column of unit cells 35 to the sides of the semiconductor material through 
for selectively turning on said current source for a which current is conducted, and means for amplifying 
selected column of unit cells and selecting the PO- the differential in electrical potentials, whereby a signal 
larity of said current to said selected column of unit is produced the polarity of which corresponds to the 
cells, and a separate switch for selectively connect- state of the bipolar remanent magnetization of the thin- 
ing said current source to a unit cell of a selected 40 film magnetic element along its length, each cell further 
row in said selected column; the improvement having a conductor perpendicular to and overlaying the 
comprising: length of the thin-fiim magnetic element and means for 
conductive means associated with each said path of applying a current through the conductor with a se- 
each said Hall-effect sensor in said array for isolat- lected polarity for storing a binary digit 1 or 0 in the 
ing each such sensor from all other sensors in said 45 thin-film magnetic element, thereby setting the bipolar 
array. remanent magnetization state of the thin-film magnetic 
4. The improvement recited in claim 3 wherein said element to a selected state representative of a binary 
means for isolating comprises at least one switch transis- digit of 1 or 0; the improvement comprising: 
tor connected in series with each said conductive path means associated with said magnetic element overly- 
and each said Hall-effect sensor. ing conductor for reducing the current through 
5. An improved non-volatile magnetic random access said conductor required for storing a binary digit in 
memory of the type having an array of unit cells, each said magnetic element; 
cell having a Hall-effect sensor comprised of a rectan- wherein said current-reducing means comprises top 
gular shape of semiconductor material and a thin-film and bottom conductors interconnected by vias and 
magnetic element of selected dimension, the magnetic 55 forming a multiple-turn coil around said magnetic 
element having a length greater than width and being element. 
made of material having an in-plane uniaxial anisotropy 7. An improved non-volatile magnetic random access 
and in-plane bipolar remanent magnetization states memory of the type having an array of unit cells, each 
along the length, the magnetic element being positioned cell having a Hall-effect sensor comprised of a rectan- 
with one end near the center of the Halleffect sensor, 60 gular shape of semiconductor material and a thin-film 
means for selectively conducting a sensing current magnetic element of selected dimension, the magnetic 
through the Hall-effect sensor from one side to an oppo- element having a length greater than width and being 
site side of the rectangular shape in a direction perpen- made of material having an in-plane uniaxial anisotropy 
dicular to the length of the thin-film magnetic element, and in-plane bipolar remanent magnetization states 
thereby producing a differential in electrical potentials 65 along the length, the magnetic element being positioned 
on sides of the rectangular shape that are perpendicular with one end near the center of the Hall-effect sensor, 
to the sides of the semiconductor material through means for selectively conducting a sensing current 
which current is conducted, and means for amplifying through the Hall-effect sensor from one side to an oppo- 
H) . 
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site side of the rectangular shape in a direction perpen- 
dicular to the length of the thin-film magnetic element, 
thereby producing a differential in electrical potentials 
on sides of the rectangular shape that are perpendicular 
to the sides of the semiconductor material through 5 
integrated circuit chip having its own external 
connection leads; 
wherein each such mxhk comprises a non-volatile 
magnetic Hall-effect random access memory. 
12. An improved nOn-VOhtik magnetic random ac- 
which Current is conducted, and means for amplifying 
the differential in electrical potentials, whereby a signal each having a comprised Of a 
cess memory of the type having an array Of 
is produced the polarity of which corresponds to the rectangular shape of semiconductor material on a thin- film magnetic element of selected dimension, the mag- state of the bipolar remanent magnetization of the thin- 
10 netic element having a length greater than width and 
being made of material having an in-plane uniaxial an- film magnetic element along its length, each cell further 
length of the thin-film magnetic element and means for along the length, the magnetic element being 
lected polarity for storing a binary in the 15 effect sensor, means for selectively conducting a sensing 
thin-film magnetic element, thereby setting the bipolar current through the Hall-effect sensor from one side to 
remanent magnetization State Of the thin-film magnetic a opposite side of the rectangular shape in a direction 
element to a selected state representative of a binary perpendicular to the length of the thin-film magnetic 
digit of 1 or 0; the improvement comprising: element, thereby producing a differential in electrical 
a semiconductor material that is GaAs; 20 potentials on sides of the rectangular shape that are 
wherein each such unit cell has associated with it at perpendicular to the sides of the semiconductor mate- 
least one switching transistor for selectively storing rial through which current is conducted, and means for 
a binary digit in said magnetic element and at least amplifying the differential in electrical potentials, 
switching transistor for selectively sensing the state whereby a signal is produced the polarity of which 
of said binary digit; each such transistor comprising 25 corresponds to the state Of the bipolar remanent mag- 
GaAs. netization of the thin-film magnetic element along its 
length, each cell further having a conductor pewndic- 
ular to and overlaying the length of the thin-fi1m mag- 
having a conductor p e ~ n d i c u l a r  to and the isotropy a d  in-plane bipolar remanent magnetization 
positioned with one end near the en te r  of the Hall- applying a current through the conductor with a se- 
or 
8. The improvement recited in claim 7 wherein each 
such transistor comprises a metal-oxide-semiconductor 
netic element and means for applying a current through 
wherein each 30 the conductor with a selected polarity for storing a 
binary digit 1 or 0 in the thin-film magnetic element, 
thereby setting the bipolar remanent magnetization 
state of the thin-film magnetic element to a selected 
state representative of a binary digit of or o; the im- 
the improvement wherein said thin film magnetic 
element comprises a material taken from the group 
consisting of NiFe, y-Fe203, Copt, CoPtO and 
other alloys of cobalt; 
wherein said Hall-effect Sensor is made of semicon- 
ductor material separated from a substrate by a 
buffering layer; 
wherein said buffering layer comprises material taken 
from the group consisting of GaAs, AlAs, AlGaAs 
and InAIAs. 
field-effect transistor. 
said Hall-effect and each said transistor are im- 
plemented using the same GaAs material layer. 
10. The improvement recited in claim 7 wherein each 
such transistor comprises an epitaxial GaAs layer 35 provement comprising: 
grown on a semi-insulating GaAs substrate, and 
wherein each such transistor comprises source and 
drain ohmic contacts and a gate formed by a Schottky 
barrier contact. 
ing: 
9. The improvement recited in claim 
11. A non-volatile random access memory compris- 40 
a plurality of memory modules combined to form a 
three-dimensional memory module stack, each 
such module being attached to an adjacent module 
by an adhesive and being separated therefrom by a 45 
heat sink, each such module comprising a unitary * * * * *  
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